<?xml version="1.0" encoding="UTF-8"?><?xml-stylesheet type="text/xsl" href="static/style.xsl"?><OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd"><responseDate>2026-05-30T04:49:56Z</responseDate><request verb="GetRecord" identifier="oai:riuma.uma.es:10630/27151" metadataPrefix="marc">https://riuma.uma.es/rest/oai/request</request><GetRecord><record><header><identifier>oai:riuma.uma.es:10630/27151</identifier><datestamp>2026-02-03T11:09:19Z</datestamp><setSpec>com_10630_2254</setSpec><setSpec>col_10630_37953</setSpec></header><metadata><record xmlns="http://www.loc.gov/MARC21/slim" xmlns:dcterms="http://purl.org/dc/terms/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd">
   <leader>00925njm 22002777a 4500</leader>
   <datafield ind2=" " ind1=" " tag="042">
      <subfield code="a">dc</subfield>
   </datafield>
   <datafield ind2=" " ind1=" " tag="720">
      <subfield code="a">Hidalgo-López, José Antonio</subfield>
      <subfield code="e">author</subfield>
   </datafield>
   <datafield ind2=" " ind1=" " tag="260">
      <subfield code="c">2023-08</subfield>
   </datafield>
   <datafield ind2=" " ind1=" " tag="520">
      <subfield code="a">This article proposes two novel circuits for the digital readout of resistive sensors with parasitic series resistances caused by the lead wire needed to connect remote sensors. Both circuits are based on so-called direct interface circuits (DICs). These circuits perform a resistance-to-time-to-digital conversion by adding some external components to a digital processors (DP). The new circuits are very simple since they only use a capacitor and two or three resistors, depending on the proposal. A single discharging of the capacitor provides two or three time measurements to estimate the resistance of the sensor, eliminating the influence of lead wire resistances. Using a single discharging process simultaneously reduces error sources, measurement time, and energy consumption. A circuit that uses an FPGA as DP to estimate resistances corresponding to several thermal sensors presents systematic errors below 0.15% or 0.12%, depending on the proposal, for a maximum measurement time of 1.09 ms.</subfield>
   </datafield>
   <datafield ind1="8" ind2=" " tag="024">
      <subfield code="a">Hidalgo-López, J. A. (2023). Direct Interface Circuits for Resistive Sensors Affected by Lead Wire Resistances. Measurement, 113250.</subfield>
   </datafield>
   <datafield ind1="8" ind2=" " tag="024">
      <subfield code="a">https://hdl.handle.net/10630/27151</subfield>
   </datafield>
   <datafield ind1="8" ind2=" " tag="024">
      <subfield code="a">10.1016/j.measurement.2023.113250</subfield>
   </datafield>
   <datafield tag="653" ind2=" " ind1=" ">
      <subfield code="a">Electrónica</subfield>
   </datafield>
   <datafield tag="653" ind2=" " ind1=" ">
      <subfield code="a">Circuitos de interfaces</subfield>
   </datafield>
   <datafield tag="653" ind2=" " ind1=" ">
      <subfield code="a">Cables eléctricos</subfield>
   </datafield>
   <datafield tag="653" ind2=" " ind1=" ">
      <subfield code="a">Detectores</subfield>
   </datafield>
   <datafield ind2="0" ind1="0" tag="245">
      <subfield code="a">Direct interface circuits for resistive sensors affected by lead wire resistances</subfield>
   </datafield>
</record>
</metadata></record></GetRecord></OAI-PMH>